Chartered
Home | Careers | Contact Us | eServices | COLAS
About Chartered |  Technology |  Design Access |  Manufacturing |  Investor Relations |  Media Center |  Events
 Home > Design Access > PDK's
design access
design access
Home
About Chartered
Technology
Design Access
References Flows
Semi-Custom
Synopsys
Cadence
Magma
Custom
Cadence PDK's
Mentor TDK's
Tech Files
Libraries
Memory IP
Analog & MS IP
Digital IP
Chartered Express
IP Access Program
Manufacturing
Investor Relations
Media Center
Events
Careers
Contact Us

Magma Design Enablement Kit

Magma provides leading software for designing highly complex integrated circuits while maximizing Quality of Results with respect to area, timing and power, and at the same time reducing overall design cycles and costs. Magma provides a complete RTL-to-GDSII design flow that includes prototyping, synthesis, place & route, and signal and power integrity chip design capabilities in a single executable, offering "The Fastest Path from RTL to Silicon"™. Magma's software also includes products for advanced physical synthesis and architecture development tools for programmable logic devices (PLDs); capacitance extraction; and characterization and modeling. The company's stock trades on Nasdaq under the ticker symbol LAVA. Visit Magma Design Automation on the Web at www.magma-da.com.

Figure 1: Integrated RTL-to-GDSII Implementation System



The Magma 90nm Design Enablement Kit

Jointly validated by IBM, Chartered and Magma, the Design Enablement Kit is targeted to get the design team up and running with the Magma RTL-to-GDSII design flow with minimal effort and high confidence. This 90nm optimized kit consists of 3 segments:




  • Library Specific Enablement - Available from approved library vendors
    • Standard Library Views
    • Magma's Stdlib.tcl File
    • Noise Rules File


Advanced Tools and Features:

Blast Create ™ Gain-based synthesis tool that seamlessly integrates fast, high-capacity synthesis into a complete RTL-to-GDSII solution.
Blast Plan ™ Pro Enables both top-down and bottom-up hierarchical planning.
Blast Fusion APX ® Complete netlist-to-GDSII design flow for cell-based ICs. Based on Magma’s patented unified data model and FixedTiming® methodology, Blast Fusion eliminates timing closure iterations and accelerates time to market for large, complex deep-submicron designs.
Blast Rail ™ A correct-by-construction rail design solution and is fully integrated with Magma’s RTL-to-GDSII implementation flow.
Blast Noise® Detects and corrects crosstalk noise during physical design.

 

 

 

Terms of Use   Sitemap Copyright 2008. Chartered Semiconductor Manufacturing | Regn No: 198703584-K. All Rights Reserved.