Chartered
Home | Careers | Contact Us | eServices | COLAS
About Chartered |  Technology |  Design Access |  Manufacturing |  Investor Relations |  Media Center |  Events
 Home > Design Access > PDK's
design access
design access
Home
About Chartered
Technology
Design Access
References Flows
Semi-Custom
Cadence
Magma
Custom
Cadence PDK's
PDK Faq
Mentor TDK's
Tech Files
Libraries
Memory IP
Analog & MS IP
Digital IP
Chartered Express
IP Access Program
Manufacturing
Investor Relations
Media Center
Events
Careers
Contact Us

Cadence PDK

What is a Chartered PDK?

Chartered Process Design Kits (PDK) contain all the Chartered-provided process models and process data in the appropriate Cadence technology file formats to enable fast and silicon-accurate IC design in the Cadence® Virtuoso® custom design platform. Chartered PDKs contain the most accurate process data available for Chartered's comprehensive semiconductor manufacturing technologies. Automated methods and a well-established quality program assure highest level standards are met before each PDK is made available to customers.

Chartered PDKs help customers streamline the design process, enabling the realization of high-performance products.

How are Chartered PDKs used?

Chartered PDKs drive silicon accuracy across the Virtuoso platform's various design tasks. These tasks, including Multi-mode Simulation, Accelerated Layout and Silicon Analysis, derive their bottom-up, silicon accuracy directly from the PDK and form the basis of the bottom-up flow in the advanced custom design methodology's "Meet in the Middle" approach.


(Figure 1 - The Cadence Virtuoso custom design platform derives its silicon accuracy directly from Chartered PDKs.)


What is in a Chartered PDK?

The PDK contains information specific to each design task and to specific design tools.


(Figure 2 - How Chartered PDK data maps to the Cadence Virtuoso platform's design tasks.)


Advanced Device Modeling and Front-End Design

In order to provide the fastest, most silicon-accurate design capability, the latest device and interconnect models must be made available to the designer. This data is derived using the Virtuoso Advanced Device Modeling tools. These tools perform extraction, optimization and verification of device and interconnect models. The front-end design section of a Chartered PDK also contains information that allows designers to drive the Virtuoso Specification-driven Environment and Multi-mode Simulation. From schematic symbols (with CDFs and callbacks) to device simulation models, the Chartered PDK ensures that designers can get started quickly and not worry about missing design data.

Back-End Design and Accelerated Layout

Chartered PDKs contain the data necessary to drive back-end design tasks using the Virtuoso Accelerated Layout capabilities. The PDKs contain PCells and layouts for a variety of components, and this data is matched to both the front-end design data as well as Virtuoso platform's physical verification design tasks.

Physical Verification and Silicon Analysis

The PDK physical verification section includes Assura DRC/LVS and leading-edge 3D device-level parasitic extraction from Assura RCX. Rule decks for DRC and LVS are developed collaboratively with Chartered and are fully qualified for analog and mixed-signal/RF design flow with the widely used Virtuoso platform, providing a seamless front-to-back design solution customers can rely on. The heart of the physical verification section is Assura RCX, which is a comprehensive parasitic RLCK extraction solution for analog and mixed-signal/RF design. Assura RCX provides the foundation for silicon-accurate simulation and analysis, allowing designers to optimize layouts interactively to increase chip performance and silicon yield.



Elements of Chartered´s PDK

All Components provided in Chartered´s 0.35µm, 0.25µm, 0.18µm & 0.13µm Process Technologies
Baseline Technology Analog/RF Technology
NMOS & PMOS Transistors Analog / RF Technology
Diodes, Resistors & BJT´s (LPNP & VPNP) Native & Low Vt Transistors
 

MOS & PN Varactors, Inductors, MIM, PIS Capacitors, Poly Resistors

 

Diodes, Resistors & BJT´s (LPNP & VPNP)
(Same as baseline technology)

Supports Cadence Design Environment
 
The Chartered PDK Process Coverage Chart

  .35µm .25µm .18µm .13µm
Logic PDK N/A
Analog PDK

RF PDK
SiGe PDK N/A N/A
 

How to get a Chartered PDK?

  • Customer contacts Chartered account manager with request for specific PDK.
  • Chartered account manager makes sure an appropriate NDA is in place.
  • Chartered account manager submits the Cadence PDK On-Line Request Form.
  • Cadence is notified to grant access to PDK download for customer.
  • In parallel, customer must also register at the Cadence PDK website (https://www.cadencepdk.com)
  • Customer will receive email notification from Cadence with download instructions within four days.

For more information

 

 

 

Terms of Use   Sitemap Copyright 2008. Chartered Semiconductor Manufacturing | Regn No: 198703584-K. All Rights Reserved.