Skip to content
Chartered Semi
  • Wafer Fabrication
  • Process Technology
  • Packaging And Test
  • Buying Guides

Process Technology

Thermal Oxidation in Wafer Processing (2026)

October 3, 2026 by Dalton Briggs
thermal oxidation in wafer processing explained

Thermal oxidation is the process of growing a silicon dioxide (SiO2) layer directly on a silicon wafer by heating it in an oxygen or … Read more

Categories Process Technology Leave a comment

Chemical Vapor Deposition vs Physical Vapor Deposition (2026)

October 3, 2026 by Dalton Briggs
chemical vapor deposition vs physical vapor deposition

In chemical vapor deposition vs physical vapor deposition, the deciding factor is where the material comes from. PVD moves atoms physically off a solid … Read more

Categories Process Technology Leave a comment

Chemical Mechanical Planarization Explained (October 2026)

October 3, 2026 by Dalton Briggs
chemical mechanical planarization explained

Chemical mechanical planarization, usually shortened to CMP, is the semiconductor process that flattens a wafer by pressing it against a rotating polishing pad while … Read more

Categories Process Technology Leave a comment

How Heat Is Removed from Modern Processors 2026

October 3, 2026 by Priya Anand
how heat is removed from modern processors

Here is how heat is removed from modern processors: it leaves through a chain of touching parts. It conducts out of the silicon die … Read more

Categories Process Technology Leave a comment

How Transistors Shrink and Why Scaling Is Slowing Down (2026)

October 3, 2026 by Dalton Briggs
how transistors shrink and why scaling is slowing down

Here is the short answer: transistors shrink because lithography keeps printing smaller features, and for decades each generation cut key dimensions by roughly 0.7x … Read more

Categories Process Technology Leave a comment

Dennard Scaling Explained: How Density Grew, Then Slowed 2026

October 3, 2026 by Dalton Briggs
dennard scaling explained

Dennard scaling is a law from a 1974 IEEE paper that says transistor dimensions, supply voltage and doping can be shrunk together so that … Read more

Categories Process Technology Leave a comment

Moore’s Law Explained for Beginners: A Simple Guide (2026)

October 2, 2026 by Dalton Briggs
moore's law explained for beginners

Moore’s Law is the observation, first published by Intel co-founder Gordon Moore in 1965, that the number of transistors you can fit on a … Read more

Categories Process Technology Leave a comment

What FinFET Transistors Are and How They Work (2026)

October 2, 2026 by Dalton Briggs
what finfet transistors are and how they work

A FinFET is a three-dimensional transistor in which the gate wraps around a thin, vertically standing silicon fin on three sides instead of controlling … Read more

Categories Process Technology Leave a comment

3nm vs 5nm Chip Process Comparison: PPA and Cost (October 2026)

October 2, 2026 by Dalton Briggs
3nm vs 5nm chip process comparison

Choosing between the 3nm and 5nm process nodes comes down to one question: does the smaller node buy enough performance-per-watt or logic density to … Read more

Categories Process Technology Leave a comment

How Chip Process Nodes Are Named and Why They Are Misleading 2026

October 2, 2026 by Priya Anand
how chip process nodes are named and why they are misleading

A chip process node is a name for a foundry’s manufacturing process, and for most of the last two decades that name has been … Read more

Categories Process Technology Leave a comment
Older posts
Newer posts
← Previous Page1 Page2 Page3 Next →

Recent Posts

  • esd protection in chip design explained
    ESD Protection in Chip Design Explained: A Guide (2026)
  • scanning electron microscope use in semiconductor failure analysis
    Scanning Electron Microscope for Semiconductor Failure Analysis 2026
  • what electromigration is and why it kills chips
    What Electromigration Is and Why It Kills Chips: A Guide 2026
  • failure analysis methods for chips explained
    Failure Analysis Methods for Chips Explained (October 2026)
  • metrology and inspection in chip fabs explained
    Metrology and Inspection in Chip Fabs Explained (2026)
  • reticle and stepper basics explained
    Reticle and Stepper Basics Explained Simply for Chipmakers 2026
  • critical dimension measurement explained
    Critical Dimension Measurement Explained for IC Fabs (October 2026)
  • what overlay error means in lithography
    What Overlay Error Means in Lithography: Causes and Fixes 2026
  • cleanroom class ratings explained
    Cleanroom Class Ratings Explained for Semiconductor 2026
  • immersion lithography explained
    Immersion Lithography Explained: Tiny Features 2026
  • what a mask set is and why it costs so much
    What a Mask Set Is and Why It Costs So Much (October 2026)
  • wet etch vs dry etch in semiconductor manufacturing
    Wet Etch vs Dry Etch in Semiconductor Manufacturing 2026
  • plasma etching process explained
    Plasma Etching Process Explained: Fab Guide (2026)
  • thermal oxidation in wafer processing explained
    Thermal Oxidation in Wafer Processing (2026)
  • chemical vapor deposition vs physical vapor deposition
    Chemical Vapor Deposition vs Physical Vapor Deposition (2026)
Chartered Semi

Clear guides to semiconductors: wafer fabrication, process nodes, chip design IP, packaging, test and PCB manufacturing, plus industry news and career tips.

Explore

  • Home
  • Wafer Fabrication
  • Process Technology
  • Chip Design IP
  • Packaging And Test
  • PCB Manufacturing
  • Industry News
  • About Us
  • Contact Us
  • Privacy Policy

Latest

  • ESD Protection in Chip Design Explained: A Guide (2026)
  • Scanning Electron Microscope for Semiconductor Failure Analysis 2026
  • What Electromigration Is and Why It Kills Chips: A Guide 2026
  • Failure Analysis Methods for Chips Explained (October 2026)
  • Metrology and Inspection in Chip Fabs Explained (2026)
© 2026 Chartered Semi